Introduction
Recently, as one of the promising metal gate materials, PVD-TiN has actively been used in the undoped channel FinFET fabrication because its midgap work function offers a symmetrical threshold voltage (V th ) without channel doping [1] [2] [3] [4] [5] . However, the electrical characteristics of scaled PVD-TiN gate FinFETs including the V th variability and mobility have not been investigated sufficiently.
In this paper, we present the detailed comparison of the V th variations and mobilities of the fabricated n + -poly-Si gate and PVD-TiN gate FinFETs with a (111)-oriented channel surface, and discuss the superiority of the PVD-TiN gate with n + -poly-Si capping. Figure 1 shows the abbreviated device fabrication flow. Except the gate stack deposition and RTA steps, the devices were fabricated with the same process. Si-fin channels were fabricated by using the orientation-dependent wet etching on the (110) SOI wafers [1] . After the gate oxidation, a 100-nm-thick n + -poly-Si layer was deposited as a gate material for type-A samples, and 20-nm-thick PVD-TiN & 100-nm-thick n + -poly-Si layers were continuously deposited for type-B samples. After the ion implantation (I/I) and a 100-nm-thick CVD-SiO 2 layer deposition, RTA was performed at 900 o C for type-A and 830 o C for type-B devices with the same time of 2 s.
Device fabrication

Experimental results and discussion
The SEM image of the fabricated n + -poly-Si gate FinFET is shown in Fig. 2 Figure 5 summarizes the measured V th and S-lope at V d = 0.05 V. It can be seen that V th and S-slope keep almost constant values at L g > 50 nm, indicating a good short-channel effects (SCEs) immunity. To suppress the SCEs at L g < 50 nm, a thin gate sidewall spacer is required before source-drain (SD) extension I/I process [6] , which is under development. In order to evaluate carrier mobility, split C-V of the fabricated multi-FinFETs was measured as shown in Fig. 9 . The measured mobility data are shown in Fig. 10 . Note that the measured mobility data of the n + -poly-Si gate and PVD-TiN gate show almost the same values, and the electron mobility data show good agreement with the universal mobility curve of the (111) bulk MOSFETs [7, 8] , due to the damage-free Si-fin channels by the wet process. Furthermore, it can be confirmed that n + -poly-Si capping on 20-nm-thick PVD-TiN layer is very effective to improve mobility both for electrons and holes compared to the pure 50-nm-thick PVD-TiN gate without n + -poly-Si capping. Such mobility improvement is possibly resulted from the retardation of PVD-TiN induced mechanical stress [9] by introducing a thin 20 nm PVD-TiN and a thick 100 nm n + -poly-Si capping layer.
Conclusion
We have comparatively investigated the electrical characteristics including V th variability and mobility by fabricating a series of n 
